



DOC No.: 14071149
Issued Date: May. 08, 2007
Model No.: N121I3 -L0B

Approval

TFT LCD Approval Specification

MODEL NO.: N121I3 - L0B

Dell P/N: XU292

Customer : Dell

Approved by : _____

Note :

記錄	工作	審核	角色	投票
2007-05-10 14:22:38 CST	Approve by Dept. Mgr.(QA RA)	yuan_chan(趙俊淵/52760/54760)	Department Manager(QA RA)	Accept
2007-05-09 14:56:32 CST	Approve by Director	wt_lin(林文聰/43810)	Director	Accept
2007-05-09 08:22:47 CST	Approve by Director	kf_huang(黃崑峰 /56620/54380/14906/25075)	Director	Accept
2007-05-08 19:14:27 CST	Approve by Director	wy_li(李汪洋/44701)	Director	Accept



- CONTENTS -

REVISION HISTORY	4
1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	
1.2 FEATURES	
1.3 APPLICATION	
1.4 GENERAL SPECIFICATIONS	
1.5 MECHANICAL SPECIFICATIONS	
2. ABSOLUTE MAXIMUM RATINGS	6
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	
2.2 ELECTRICAL ABSOLUTE RATINGS	
2.2.1 TFT LCD MODULE	
2.2.2 BACKLIGHT UNIT	
3. ELECTRICAL CHARACTERISTICS	8
3.1 TFT LCD MODULE	
3.2 BACKLIGHT UNIT	
4. BLOCK DIAGRAM	10
4.1 TFT LCD MODULE	
4.2 BACKLIGHT UNIT	
5. INPUT TERMINAL PIN ASSIGNMENT	13
5.1 TFT LCD MODULE	
5.2 BACKLIGHT UNIT	
5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL	
5.4 COLOR DATA INPUT ASSIGNMENT	
5.5 EDID DATA STRUCTURE	
5.6 EDID SIGNAL SPECIFICATION	
6. INVERTER SPECIFICATION	20
6.1 CONNECTOR TYPE	
6.2 INPUT CONNECTOR PIN ASSIGNMENT	
6.3 OUTPUT CONNECTOR PIN ASSIGNMENT	
6.4 GENERAL ELECTRICAL SPECIFICATION	
7. INTERFACE TIMING	25
7.1 INPUT SIGNAL TIMING SPECIFICATIONS	
7.2 POWER ON/OFF SEQUENCE	
8. OPTICAL CHARACTERISTICS	27
8.1 TEST CONDITIONS	
8.2 OPTICAL SPECIFICATIONS	
9. PRECAUTIONS	31
9.1 HANDLING PRECAUTIONS	
9.2 STORAGE PRECAUTIONS	
9.3 OPERATION PRECAUTIONS	



DOC No.: 14071149
Issued Date: May. 08, 2007
Model No.: N121I3 -L0B

Approval

10. PACKING	32
10.1 CARTON	
10.2 PALLET FOR SEA FREIGHT	
10.3 PALLET FOR AIR FREIGHT	
11. DEFINITION OF LABELS	34
11.1 MODULE LABEL	
11.2 CARTON LABEL	
11.3 CUSTOMER CARTON LABEL	



DOC No.: 14071149
Issued Date: May. 08, 2007
Model No.: N121I3 -L0B

Approval**REVISION HISTORY**

Version	Date	Page (New)	Section	Description
Ver 3.0	May. 08, 07'	All	All	Approval specification first issued.



DOC No.: 14071149
Issued Date: May. 08, 2007
Model No.: N121I3 -L0B

Approval

1 GENERAL DESCRIPTION

1.1 OVERVIEW

N121I3 -L0B is a 12.1" TFT Liquid Crystal Display module with single CCFL Backlight unit and 20 pins LVDS interface. This module supports 1280 x 800 Wide-XGA mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction. The inverter module for Backlight is built in.

1.2 FEATURES

- Thin and light weight
- WXGA (1280 x 800 pixels) resolution
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock
- RoHS compliance

1.3 APPLICATION

- TFT LCD Notebook

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	261.12 (H) x 163.2 (V) (12.1" diagonal)	mm	(1)
Bezel Opening Area	264.12 (H) x 166.2 (V)	mm	
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1280 x R.G.B. x 800	pixel	-
Pixel Pitch	0.204 (H) x 0.204 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (3H), Anti-glare type	-	-

1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal(H)	275.3	275.8	276.3	mm	(1)
	Vertical(V)	177.4	178	178.6	mm	
	Depth(D)	-	4.9	5.2	mm	
Weight		-	270	285	g	(2)
		-	285	300	g	(3)

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Weight without inverter & inverter bracket.

Note (3) Weight with inverter & inverter bracket.

2 ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT


Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)
Shock (Non-Operating)	S _{NOP}	-	200/2	G/ms	(3), (5)
Vibration (Non-Operating)	V _{NOP}	-	1.5	G	(4), (5)

Note (1) (a) 90 %RH Max. (Ta ≤ 40 °C).

(b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).

(c) No condensation.

Note (2) The temperature of panel display surface area should be 0 °C Min. and 60 °C Max.




Note (3) 1 time for ± X, ± Y, ± Z. for Condition (200G / 2ms) is half Sine Wave,.

Note (4) 10 ~ 500 Hz, 30 min/cycle, 1 cycles for each X, Y, Z axis.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

The fixing condition is shown as below:



2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	V _{CC}	-0.3	+4.0	V	(1)
Logic Input Voltage	V _{IN}	-0.3	V _{CC} +0.3	V	

2.2.2 BACKLIGHT UNIT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Lamp Voltage	V _L	-	2.5K	V _{RMS}	(1), (2), I _L = 6.0 mA
Lamp Current	I _L	2.0	6.5	mA _{RMS}	(1), (2)
Lamp Frequency	F _L	50	80	KHz	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for lamp (Refer to Section 3.2 for further information)

3 ELECTRICAL CHARACTERISTICS



3.1 TFT LCD MODULE

 $T_a = 25 \pm 2^\circ\text{C}$

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Power Supply Voltage	V_{CC}	3.0	3.3	3.6	V	-
Ripple Voltage	V_{RP}	-		100	mV	-
Rush Current	I_{RUSH}	-	1.2	1.5	A	(2)
Power Supply Current	White	-	270	300	mA	(3)a
	Black		330	360	mA	(3)b
LVDS Differential Input High Threshold	$V_{TH(LVDS)}$			+100	mV	(5), $V_{CM}=1.2V$
LVDS Differential Input Low Threshold	$V_{TL(LVDS)}$	-100			mV	(5), $V_{CM}=1.2V$
LVDS Common Mode Voltage	V_{CM}	1.125		1.375	V	(5)
LVDS Differential Input Voltage	$ V_{ID} $	100		600	mV	(5)
Terminating Resistor	R_T	-	100	-	Ohm	-
Power per EBL WG	P_{EBL}	-	2.16	-	W	(4)

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:




Note (3) The specified power supply current is under the conditions at $V_{CC} = 3.3\text{ V}$, $T_a = 25 \pm 2\text{ }^{\circ}\text{C}$, DC Current and $f_v = 60\text{ Hz}$, whereas a power dissipation check pattern below is displayed.

a. White Pattern



Active Area

b. Black Pattern




Active Area

Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input power. Test conditions are as follows.

- (a) $V_{CC} = 3.3\text{ V}$, $T_a = 25 \pm 2\text{ }^{\circ}\text{C}$, $f_v = 60\text{ Hz}$,
- (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
- (c) Luminance: 60 nits.
- (d) The inverter used is provided from Sumida and Logah..

Note (5) The parameters of LVDS signals are defined as the following figures.




3.2 BACKLIGHT UNIT

 $T_a = 25 \pm 2^\circ\text{C}$

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Lamp Input Voltage	V_L	540	600	660	V_{RMS}	$I_L = 6.0\text{ mA}$
Lamp Current	I_L	2.0	6.0	6.5	mA_{RMS}	(1)
Lamp Turn On Voltage	V_S	-	-	1220 (25 °C)	V_{RMS}	(2)
		-	-	1400 (0 °C)	V_{RMS}	(2)
Operating Frequency	F_L	50	-	80	KHz	(3)
Lamp Life Time	L_{BL}	15,000	-	-	Hrs	(5)
Power Consumption	P_{BL}	-	-	4.6	W	(4), $I_L = 6.0\text{ mA}$

Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:



Note (2) The voltage that must be larger than V_S should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.

Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.

Note (4) P_{BL} = Inverter input power

Inverter input power is measured at 8th step(the max brightness step) @ $V_{in}=12V$

Note (5) The lifetime of lamp can be defined as the time in which it continues to operate under the condition $T_a = 25 \pm 2^\circ\text{C}$ and $I_L = 6\text{ mA}_{RMS}$ until one of the following events occurs:

- (a) When the brightness becomes or lower than 50% of its original value.
- (b) When the effective ignition length becomes or lower than 80% of its original value. (Effective ignition length is defined as an area that has less than 70% brightness compared to the brightness in the center point.)


Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid producing too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module should be operated in the same manners when it is installed in your instrument.

The output of the inverter must have symmetrical (negative and positive) voltage waveform and symmetrical current waveform.(Unsymmetrical ratio is less than 10%) Please do not use the inverter

produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.

Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its leakage current.

- The asymmetry rate of the inverter waveform should be 10% below.
- The distortion rate of the waveform should be within $\sqrt{2} \pm 10\%$.
- The ideal sine wave form shall be symmetric in positive and negative polarities.



* Asymmetry rate:


$$|I_p - I_{-p}| / I_{rms} * 100\%$$

* Distortion rate


$$I_p \text{ (or } I_{-p}) / I_{rms}$$

4 BLOCK DIAGRAM

4.1 TFT LCD MODULE



4.2 BACKLIGHT UNIT



5 INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

Pin	Symbol	Description	Polarity	Remark
1	VSS	Ground		-
2	VDD	Power Supply +3.3 V		-
3	VDD	Power Supply +3.3 V		-
4	V _{EDID}	DDC +3.3 V		
5	TEST	Panel Self Test		
6	CLK _{EDID}	DDC Clock		
7	Data _{EDID}	DDC Data		
8	Rxin0-	LVDS Differential Data Input	Negative	R0~R5,G0-
9	Rxin0+	LVDS Differential Data Input	Positive	
10	VSS	Ground		
11	Rxin1-	LVDS Differential Data Input	Negative	G1~G5,B0,B1
12	Rxin1+	LVDS Differential Data Input	Positive	
13	VSS	Ground		
14	Rxin2-	LVDS Differential Data Input	Negative	- B2~B5,Hsync,Vsync,DE
15	Rxin2+	LVDS Differential Data Input	Positive	
16	VSS	Ground		
17	CLK-	LVDS Clock Data Input	Negative	LVDS Level
18	CLK+	LVDS Clock Data Input	Positive	
19	VSS	Ground	-	-
20	VSS	Ground	-	-

Note (1) Connector Part No.: DF19KR-20P-1H or equivalent

Note (2) User's connector Part No: DF19G-20S-1C or equivalent


5.2 BACKLIGHT UNIT

Pin	Symbol	Description	Color
1	HV	High Voltage	Pink
2	LV	Ground	White

Note (1) Connector Part No.: JST-BHSR-02VS-1 or equivalent

Note (2) User's connector Part No.: JST-SM02B-BHSS-1-TB or equivalent

5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL



5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																	
		Red						Green						Blue					
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	
Gray Scale Of Green	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0	
Gray Scale Of Blue	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0
Blue(63)	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	

Note (1) 0: Low Level Voltage, 1: High Level Voltage

5.5 EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPD1 standards.

Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	EISA ID manufacturer name ("CMO")	0D	00001101
9	9	EISA ID manufacturer name (Compressed ASCII)	AF	10101111
10	0A	ID product code (N121I3-L0B)	19	00011001
11	0B	ID product code (hex LSB first; N121I3-L0B)	12	00010010
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed "00H")	00	00000000
17	11	Year of manufacture (fixed "00H")	00	00000000
18	12	EDID structure version # ("1")	01	00000001
19	13	EDID revision # ("3")	03	00000011
20	14	Video I/P definition ("digital")	80	10000000
21	15	Max H image size ("26cm")	1A	00011010
22	16	Max V image size ("16cm")	10	00010000
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("Active off, RGB Color")	0A	00001010
25	19	Red/Green (Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0)	80	10000000
26	1A	Blue/White (Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0)	A5	10100101
27	1B	Red-x (Rx = "0.572")	92	10010010
28	1C	Red-y (Ry = "0.336")	56	01010110
29	1D	Green-x (Gx = "0.328")	54	01010100
30	1E	Green-y (Gy = "0.570")	92	10010010
31	1F	Blue-x (Bx = "0.154")	27	00100111
32	20	Blue-y (By = "0.139")	23	00100011
33	21	White-x (Wx = "0.313")	50	01010000
34	22	White-y (Wy = "0.329")	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2 (1280*800@60Hz)	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001



DOC No.: 14071149
 Issued Date: May. 08, 2007
 Model No.: N121I3 -L0B

Approval

42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("68.96MHz", According to VESA CVT Rev1.1)	F0	11110000
55	37	# 1 Pixel clock (hex LSB first)	1A	00011010
56	38	# 1 H active ("1280")	00	00000000
57	39	# 1 H blank ("125")	7D	01111101
58	3A	# 1 H active : H blank ("1280 : 125")	50	01010000
59	3B	# 1 V active ("800")	20	00100000
60	3C	# 1 V blank ("18")	12	00010010
61	3D	# 1 V active : V blank ("800 : 18")	30	00110000
62	3E	# 1 H sync offset ("38")	26	00100110
63	3F	# 1 H sync pulse width ("25")	19	00011001
64	40	# 1 V sync offset : V sync pulse width ("2 : 5")	25	00100101
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("38: 25 : 2 : 5")	00	00000000
66	42	# 1 H image size ("261 mm")	05	00000101
67	43	# 1 V image size ("163 mm")	A3	10100011
68	44	# 1 H image size : V image size ("261 : 163")	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives, DE only note: LSB is set to "1" if panel is DE-timing only. H/V can be ignored.	1A	00011010
72	48	Detailed timing description # 1 Pixel clock ("68.96MHz", According to VESA CVT Rev1.1)	F0	11110000
73	49	# 1 Pixel clock (hex LSB first)	1A	00011010
74	4A	# 1 H active ("1280")	00	00000000
75	4B	# 1 H blank ("125")	7D	01111101
76	4C	# 1 H active : H blank ("1280 : 125")	50	01010000
77	4D	# 1 V active ("800")	20	00100000
78	4E	# 1 V blank ("18")	12	00010010
79	4F	# 1 V active : V blank ("800 : 18")	30	00110000
80	50	# 1 H sync offset ("38")	26	00100110
81	51	# 1 H sync pulse width ("25")	19	00011001
82	52	# 1 V sync offset : V sync pulse width ("2 : 5")	25	00100101
83	53	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("38: 25 : 2 : 5")	00	00000000
84	54	# 1 H image size ("261 mm")	05	00000101



DOC No.: 14071149
 Issued Date: May. 08, 2007
 Model No.: N121I3 -L0B


Approval

85	55	# 1 V image size ("163 mm")	A3	10100011
86	56	# 1 H image size : V image size ("261 : 163")	10	00010000
87	57	# 1 H boarder ("0")	00	00000000
88	58	# 1 V boarder ("0")	00	00000000
89	59	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives, DE only note: LSB is set to "1" if panel is DE-timing only. H/V can be ignored.	1A	00011010
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 FE (hex) defines ASCII string (Model Name "N121I3", ASCII)	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# Dell P/N "N5015" 1st character ("X")	58	01011000
96	60	# Dell P/N " N5015" 1st character ("U")	55	01010101
97	61	# Dell P/N " N5015" 1st character ("2")	32	00110010
98	62	# Dell P/N " N5015" 1st character ("9")	39	00111001
99	63	# Dell P/N " N5015" 1st character ("2")	32	00110010
100	64	LCD Supplier EEDID Revision #: "4"	34	00110100
101	65	Manufacturer P/N ("N")	4E	01001110
102	66	Manufacturer P/N ("1")	31	00110001
103	67	Manufacturer P/N ("2")	32	00110010
104	68	Manufacturer P/N ("1")	31	00110001
105	69	Manufacturer P/N ("I")	49	01001001
106	6A	Manufacturer P/N ("3")	33	00110011
107	6B	Manufacturer P/N (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	0A	00001010
108	6C	Flag	00	00000000
109	6D	Flag	00	00000000
110	6E	Flag	00	00000000
111	6F	Data Type Tag:	FE	11111110
112	70	Flag	00	00000000
113	71	SMBUS value @ 10 [cd/m2]=44	2C	00101100
114	72	SMBUS value @ 17 [cd/m2]=62	3E	00111110
115	73	SMBUS value @24 [cd/m2]=79	4F	01001111
116	74	SMBUS value @ 30 [cd/m2]=88	58	01011000
117	75	SMBUS value @ 60 [cd/m2]=115	73	01110011
118	76	SMBUS value @ 100 [cd/m2]=145	91	10010001
119	77	SMBUS value @ 140[cd/m2]=180	B4	10110100
120	78	SMBUS value @ 180 [cd/m2]=240	F0	11110000
121	79	Numbers of LVDS Recevier chip = 1	01	00000001
122	7A	BIST Enable: Yes = '01' No = '00' ("Yes")	01	00000001
123	7B	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	0A	00001010
124	7C	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
125	7D	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	39	00111001

5.6 EDID SIGNAL SPECIFICATION

(1) EDID Power

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply voltage	Vcc	—	1.8	—	5.5	V



(2) DC characteristics

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Supply current Vcc=5.0V	Icc	READ at 100kHz	—	0.4	1.0	mA
Supply current Vcc=5.0V	Icc	WRITE at 100kHz	—	2.0	3.0	mA
Standby Current	ISB	Vin=Vcc or Vss	—	1.6	4.0	μA
Input Leakage Current	ILI	Vin=Vcc or Vss	—	0.1	3.0	μA
Onput Leakage Current	ILO	Vout=Vcc or Vss	—	0.05	3.0	μA
Input Low Level	VIL	—	-1.0	—	Vcc x 0.3	V
Input High Level	VIH	—	Vcc x 0.7	—	Vcc+0.5	V
Output Low Level Vcc=3.0V	VOL2	IOL=2.5mA	—	—	0.4	V
Output Low Level Vcc=1.8V	VOL1	IOL=0.15mA	—	—	0.2	V



DOC No.: 14071149
Issued Date: May. 08, 2007
Model No.: N121I3 -L0B

Approval

(3) AC characteristics (VCC=1.8~5.5V standard operation mode)

Parameter	Symbol	Min	Max	Unit
Clock Frequency, SCL	F _{SCL}	—	400	kHz
Clock Pulse Width Low	T _{LOW}	1.2	—	μs
Clock Pulse Width High	T _{HIGH}	0.6	—	μs
Noise Suppression Time	T _I	—	50	ns
Clock Low to Data Out Valid	T _{AA}	0.1	0.9	μs
Time the bus must be free before a new transmission can start	T _{BUF}	1.2	—	μs
Start Hold Time	T _{HD.STA}	0.6	—	μs
Start Set-up Time	T _{SU.STA}	0.6	—	μs
Data in Hold Time	T _{HD.DAT}	0	—	μs
Data in Set-up Time	T _{SU.DAT}	100	—	ns
Inputs Rise Time	T _R	—	0.3	μs
Inputs Fall Time	T _F	—	300	ns
Stop Set-up Time	T _{SU.STO}	0.6	—	μs
Data Out Hold Time	T _{DH}	50	—	ns
Write Cycle Time	T _{WR}	—	5	ms

6. INVERTER SPECIFICATION

6.1 CONNECTOR TYPE

Input connector type: **LVC-D20SFYG** (HONDA)

Output connector: **JST SM02B-BHSS-1-TB** (JST)

6.2 INPUT CONNECTOR PIN ASSIGNMENT

Input Connector pin assignment:

Input connector		Comments
HONDA	LVC-D20SFYG	
Pin	Function	
1	INV_SRC	This power rail should be used as a power rail to drive the backlight DC-AC converter
2	INV_SRC	This power rail should be used as a power rail to drive the backlight DC-AC converter
3	INV_SRC	This power rail should be used as a power rail to drive the backlight DC-AC converter
4	INV_SRC	This power rail should be used as a power rail to drive the backlight DC-AC converter
5	GND	Ground
6	NC	No Connection
7	5VALW	This should be used as power source that stores the brightness/contrast values & the circuit that interfaces with SMB_CLK & SMB_DAT. - All 5VALW pins must be electrically connected on the inverter board (Pin 7, 14, & 17)
8	GND	Ground – All GND pins must be electrically connected on the inverter board (Pin 5, 8, 11, 13, & 16)
9	SMB_DAT	SMBus interface for sending brightness & contrast information to the inverter/panel
10	SMB_CLK	SMBus interface for sending brightness & contrast information to the inverter/panel
11	GND	Ground – All GND pins must be electrically connected on the inverter board (Pin 5, 8, 11, 13, & 16)
12	INV_PWM	System side PWM input signal for brightness control
13	GND	Ground – All GND pins must be electrically connected on the inverter board (Pin 5, 8, 11, 13, & 16)
14	NC	No Connection
15	DIAG_LOOP	Diag pin for Dell testing. Pin 15 & 20 must be connected together on the inverter board
16	GND	Ground – All GND pins must be electrically connected on the inverter board (Pin 5, 8, 11, 13, & 16)
17	5VALW	This should be used as power source that stores the brightness/contrast values & the circuit that interfaces with SMB_CLK & SMB_DAT. - All 5VALW pins must be electrically connected on the inverter board (Pin 7, 14, & 17)
18	5VALW	This should be used as power source that stores the brightness/contrast values & the circuit that interfaces with SMB_CLK & SMB_DAT. - All 5VALW pins must be electrically connected on the inverter board (Pin 7,



DOC No.: 14071149
Issued Date: May. 08, 2007
Model No.: N121I3 -L0B

Approval

		14, & 17)
19	NC	No Connection
20	DIAG_LOOP	Diag pin for Dell testing. Pin 15 & 20 must be connected electrically on the inverter board

Absolute maximum ratings

Items	Absolute max. ratings	Unit
INV_SRC (Voltage)	-1.0~23.5	V
FPBACK/SMB_CLK/SMB_DAT (Voltage)	-1.0~5.5	V

6.3 OUTPUT CONNECTOR PIN ASSIGNMENT

Pin	Name	Description
1	CFL-High	High-voltage output to the CCFL
2	CFL-Low	Low-voltage output to the CCFL

6.4 GENERAL ELECTRICAL SPECIFICATION

6.4.1 Absolute maximum ratings

Items	Absolute max. ratings	Unit
INV_SRC (Voltage)	-1.0~23.5	V
FPBACK/SMB_CLK/SMB_DAT (Voltage)	-1.0~5.5	V

6.4.2 Electrical characteristics:

No.	Item	Symbol	Condition	Min.	Typ.	Max.	Unit
1	Input Voltage	INV_SRC		7.5	14.4	21	V
2	Input Signal Level for 5VALW	5VALW		4.75	5	5.2	V
3	Brightness Adjust (Lamp Current Control)	SMB_DAT	Control by SMBus(256 steps dimming control)	00H	-	FFH	-
4	Input Power	Pin(Max)	Vin=12V, SMBus=FFH	-	-	4.6	W
5	Output Voltage	Vout	IL = 6.0mA(typ)	540	600	660	Vrms
6	Output Current	Iout (Min)	MAXIM solution: Vin=7.5V~21V SMB_DAT=00H Ta=25°C, after running 30 min.	1.5	1.8	2.1	mArms
			MPS solution: Vin=7.5V~21V SMB_DAT=00H Ta=25°C, after running 30 min.	1.2	1.5	1.8	mArms
		Iout (Max)	Vin=7.5V~21V SMB_DAT=FFH Ta=25°C, after running 30 min.	5.7	6.0	6.3	mArms
7	Operation Frequency	Freq	Vin=7.5V~21V	45	-	65	KHz
8	Burst mode frequency	f _B	Vin=7.5V~21V	200	210	220	Hz
9	Open Lamp Voltage	Vopen	No Load	1200	--	1800	Vrms
10	Striking Time	Ts	No Loadw	0.6	1	1.4	Sec



DOC No.: 14071149
 Issued Date: May. 08, 2007
 Model No.: N121I3 -L0B

Approval

11	Efficiency	η	Vin=7.5V, SMB_DAT=FFH (RES LOAD=100K ohm)	80	-	-	%
12	Start and Delay Time		Vin=14.4V, SMB_DAT=00H	-	130	200	uS
13	Start –up time (Turn on delay time)		Vin=14.4V, SMB_DAT=FFH	-	-	0.1	Sec

- Input Voltage

The operating input voltage of inverter shall be defined.

The inverter shall ignite the CCFL lamp at minimum input voltage at any environment conditions.

- On/Off control

Enable: At “**ON**” condition (FPBACK=Hi), enable the inverter.

Disable: At “**OFF**” condition (FPBACK=Lo), disable the inverter.

- Quiescent current

At the inverter “**OFF**” condition, input quiescent should be less than 0.1mA.

- Open lamp voltage

The inverter start-up output voltage will be above “**Vopen**” for “**Ts**” minimum at any condition under specify until lamp to be ignited. The inverter should be shutdown if lamp ignition was failed in “**Ts**” maximum. The inverter shall be capable of withstanding the output connections open without component over-stress / fire / smoke /arc.

- Burst mode frequency

The burst mode frequency should be in specification in any environment condition and electrical condition.

- Brightness control

SM-BUS values for panel luminance are to be included in the on LCD board EEDID ROM chip table. The supplier will measure panel luminance in a system and define the SMBUS values for each of the 8 required luminance levels. The panel luminance, for which SMBUS values will be provided in the EEDID from byte # 113(hex #71), to byte # 120, (hex # 78), is show in the table below. The inverter supplier should provide these appropriate values to CMO.

Step Count	Step 1	Step 2	Step3	Step 4	Step 5	Step 6	Step 7	Step 8
Address	Byte 113	Byte 114	Byte 115	Byte 116	Byte 117	Byte 118	Byte 119	Byte 120
SM-Bus Data Value (Hex)	2C	3E	4F	58	73	91	B4	F0
Luminance (nits)	10	17	24	30	60	100	140	180

- Output ripple ratio

$$\text{Ripple ratio} = 2 * (I_{\text{peak}} - I_{\text{valley}}) / (I_{\text{peak}} + I_{\text{valley}}) * 100\%$$

The Ripple ratio should be less than 5% and ripple frequency should be less than 200 Hz.

- Power up Overshoot & Undershoot

Overshoot & Undershoot at power up should not exceed the following limits.

Vin	Output current Io(rms)	Io (dI) Overshoot/Undershoot	Settling time (dT)
0→Vin(min.)	Io(max.)	150% / 50%	5 ms max.
	Io(min.)		
0→Vin(typ.)	Io(max.)	150% / 50%	5 ms max.
	Io(min.)		
0→Vin(max.)	Io(max.)	150% / 50%	5 ms max.
	Io(min.)		

$$dI = I_{\max} - I_o \quad \text{or} \quad dI = (I_o - I_{\min}) / I_o$$

- Output connections short protection

The inverter shall be capable of withstanding the output connections short without damage or over-stress.

And the inverter maximum input power shall be limited within 1W.

6.4.3 Other Information

- Safety

- The inverter shall meet the requirement of "Limited current circuits" in paragraphs 2.4.1 in IEC60950. There is no fire/smoke while simulating the component of the inverter open/short test.

- The Inverter AND panel must be UL certified with CB certificate and LCC (Limited Current Circuit) test and test reports from UL. Inverter panel combo must pass Dell Safety requirements.

- EMI

The inverter must meet the radiated limitation requirement of CISPR22 class B, FCC-B and VCCI level II with 6dB margin minimum while the inverter operating in the complete system.

- Environment Regulation

- Follow the RoHS requirement.

- Fill in CMO's official document <<Environmentally Conscious Products Questionnaire for Suppliers of Materials, Parts, and Products>> and turn in to CMO before CMO's specification approval process.

- Dell's other requirements

1. The inverter must not emit any audible noise.

2. Please refer to CMO's official document. "General Inverter Specification for LCD Module" for other general information such as reliability test, safety and etc..

3. Please also refer to DELL's official document about inverter:

- LCD Backlight Design Spec X00-04
- DELL's LCD Inverter Qualification Plan, Rev. A00
- Prohibited Components
- "Holy Stone(禾申堂)"s products are prohibited.

Confidential Notice

Remind that all the information described in this document is confidential. Please don't reveal to other people else before getting CMO's agreement.


7 INTERFACE TIMING

7.1 INPUT SIGNAL TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
DCLK	Frequency	1/Tc	-	71	73	MHz	-
DE	Vertical Total Time	TV	802	823	840	TH	-
	Vertical Addressing Time	TVD	800	800	800	TH	-
	Horizontal Total Time	TH	1380	1440	1450	Tc	-
	Horizontal Addressing Time	THD	1280	1280	1280	Tc	-

INPUT SIGNAL TIMING DIAGRAM



7.2 POWER ON/OFF SEQUENCE





DOC No.: 14071149
Issued Date: May. 08, 2007
Model No.: N121I3 -L0B

Approval

Timing Specifications:

$$0.5\text{ms} < t_1 \leq 10 \text{ msec}$$

$$0 < t_2 \leq 50 \text{ msec}$$

$$0 < t_3 \leq 50 \text{ msec}$$

$$t_4 \geq 500 \text{ msec}$$

$$t_5 \geq 200 \text{ msec}$$

$$t_6 \geq 200 \text{ msec}$$

Note (1) Please follow the power on/off sequence described above. Otherwise, the LCD module might be damaged.

Note (2) Please avoid floating state of interface signal at invalid period. When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.

Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the interface signal is valid. The Backlight inverter power must be turned off before the power supply for the logic and the interface signal is invalid.

Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To avoid this phenomenon, we suggest that the Vcc falling time had better to follow

$$t_7 \geq 5 \text{ msec}$$



8 OPTICAL CHARACTERISTICS

8.1 TEST CONDITIONS


Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V _{CC}	3.3	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
Inverter Current	I _L	6.0	mA
Inverter Driving Frequency	F _L	61	KHz
Inverter	Sumida-H05-4915		

The measurement methods of optical characteristics are shown in Section 8.2. The following items should be measured under the test conditions described in Section 8.1 and stable environment shown in Note (6).

8.2 OPTICAL SPECIFICATIONS

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Contrast Ratio		CR	$\theta_x=0^\circ, \theta_y=0^\circ$ Viewing Normal Angle	300	500	-	-	(2), (5)
Response Time		T _R		-	5	10	ms	(3)
		T _F		-	11	16	ms	
Average Luminance of White		L _{5p}		200	220	-	cd/m ²	(4), (5)
Luminance Non-Uniformity		δW_{5p}		-	-	20	%	(5), (6)
		δW_{13p}		-	-	35	%	
Color Gamut		C.G		42	45	-	%	(5), (7)
Color Chromaticity	Red	R _x		TYP -0.02	0.570	TYP +0.02	-	(1), (5)
		R _y			0.334		-	
	Green	G _x			0.322		-	
		G _y			0.567		-	
	Blue	B _x			0.152		-	
		B _y			0.127		-	
	White	W _x			0.313		-	
		W _y			0.329		-	
Viewing Angle	Horizontal	θ_{x+}	CR≥10	40	45	-	Deg.	
		θ_{x-}		40	45	-		
	Vertical	θ_{y+}		15	20	-		
		θ_{y-}		40	45	-		

Note (1) Definition of Viewing Angle (θ_x , θ_y):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = L_{63} / L_0$$


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

$$\text{CR} = \text{CR (5)}$$

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R , T_F):



Note (4) Definition of Average Luminance of White (L_{AVE}):


Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L(10) + L(11) + L(12) + L(13) + L(5)] / 5$$

$L(x)$ is corresponding to the luminance of the point X at Figure in Note (6).

Note (5) Measurement Setup:


The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.


Note (6) Definition of White Variation (δW_{5p} , δW_{13p}):

Measure the luminance of gray level 63 at 5, 13 points

$$\delta W_{5p} = \{1 - [\text{Minimum } [L(5) + L(10) + L(11) + L(12) + L(13)] / \text{Maximum } [L(5) + L(10) + L(11) + L(12) + L(13)]]\} * 100\%$$

$$\delta W_{13p} = \{1 - [\text{Minimum } [L(1) \sim L(13)] / \text{Maximum } [L(1) \sim L(13)]]\} * 100\%$$



(X) : Test Point
X=1 to 13

Note (7) Definition of color gamut (C.G):


$$C.G = R G B / R_0 G_0 B_0 \cdot 100\%$$

R_0, G_0, B_0 : color coordinates of red, green, and blue defined by NTSC, respectively.

R, G, B : color coordinates of module on 63 gray levels of red, green, and blue, respectively.

$R_0 G_0 B_0$: area of triangle defined by R_0, G_0, B_0

$R G B$: area of triangle defined by R, G, B





DOC No.: 14071149
Issued Date: May. 08, 2007
Model No.: N121I3 -L0B

Approval

9 PRECAUTIONS

9.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the lamp wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

9.2 STORAGE PRECAUTIONS


- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of lamp will be higher than the room temperature.

9.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.

10 PACKING

10.1 CARTON






DOC No.: 14071149
Issued Date: May. 08, 2007
Model No.: N121I3 -L0B

Approval


10.2 PALLET FOR SEA FREIGHT



Note:
Pallet : L1180*W1000*H145 mm
Stock Dim: L1180*W1000*H1795 mm



10.3 PALLET FOR AIR FREIGHT




11. DEFINITION OF LABELS

11.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N121I3 - L0B
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.
- (c) Serial ID: X X X X X X Y M D L N N N N



Serial ID includes the information as below:

- (a) Manufactured Date: Year: 1~9, for 2001~2009
 Month: 1~9, A~C, for Jan. ~ Dec.
 Day: 1~9, A~Y, for 1st to 31st, exclude I , O and U
- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product




DOC No.: 14071149
 Issued Date: May. 08, 2007
 Model No.: N121I3 -L0B

Approval

Dell PPID label contains information as below:




(a) Serial ID: TW-0SSSSS-70896-YMD-XXXX



(b) Production location: Made in XXXX.

(d) Revision code: X00, X10, X20, A00..etc.

11.2 CARTON LABEL



(a) Production location: Made In XXXX. XXXX stands for production location.

11.3 CUSTOMER CARTON LABEL

The barcode definitions are as following explanation.

PKG ID (3S) XXXXX70896YYYSSSSSS0XU292QQ 		 Rev. A00
D P/N 0XU292 	 Vender ID I Loc Id 04688 70892	
BOX Qty QQ 	Made In Taiwan 	 Mfg Id 70896

(a) 、 PKG ID (3S) XXXXX70896YYYSSSSSS0JF295QQ:

- i. XXXXX: Dell internal use
- ii. 70896: Fixed number. MFG Id.
- iii. YYY: Manufactured Date.
- iv. SSSSSS: Dell Serial Number.
- v. 0XU292:Dell P/N
- vi. QQ: Quantities.


(b) 、 D P/N :0XU292

(c) 、 Box Qty: Quantities

(d) 、 Rev. A00: Revision code: X00, X10, X20, A00..etc.

(e) 、 Vender ID I Loc ID: Dell internal use

(f) 、 MFG Id: 70896



TITLE Outline NI2113-L04/L08				2D REV. A	
				3D REV. 1.1	
Approved	Davis Wang	Drawing No.	NI2134102A		
Checked	Shunnan	Part No.	NA		
Drawer	Philip Lau	Material	NA	Sheet	1 / 1 AI
Designer	Shunnan	Date	9-Feb-2007	Scale	1:1 Unit:mm
		CHI MEI		ALL RIGHTS RESERVED, COPYING FORBIDDEN.	
		OPTOELECTRONICS CORP.			